Stacking heterogeneous semiconductor die (memory and logic) within the same package outline can be considered for less complex applications but combining the memory and processor functions in a single package has compromised test efficiency and overall package assembly yield. Separation and packaging the semiconductor functions into sections, on the other hand, has proved to be more efficient and, even though two interposers are required, more economical. The separated logic and memory sections are configured with the same uniform outline for vertical stacking (package-on-package). The most common configuration places the logic section as the base with second tier memory section soldered to a mating contact pattern.
This paper addresses the primary technological challenges for reducing contact pitch and package-on-package interface technology....
Explain your requirement *
Our Newsletters keep you up to date with the PCB Industry
Our Newsletters keep up to date with the PCB Update
By signing up for our newsletter you agree to our Terms of Service and acknowledge receipt of our Privacy Policy.
Note: File Size should be less than 10MB.
Create an account on PCB Directory to get a range of benefits.
Login to PCB Directory to download datasheets, white papers and more content.
By creating an account with us you agree to our Terms of Service and acknowledge receipt of our Privacy Policy.
OR