Numerous 3D stack packaging technologies have been implemented by industry for use in microelectronics memory applications. This paper presents a reliability evaluation of a particular package-on-package (PoP) that offers a reduction in overall PCB board area requirements while allowing for increases in functionality. It utilizes standard, readily available device packaging methods in which high-density packaging is achieved by: (1) using standard "packaged" memory devices, (2) using standard 3-dimensional (3-D) interconnect assembly. The stacking approach provides a high level of functional integration in well-established and already functionally tested packages. The stack packages are built from TSOP packages with 48 leads, stacked either 2-high or 4-high, and integrated into a single dual-flat-no-lead (DFN) package....
Explain your requirement *
Our Newsletters keep you up to date with the PCB Industry
Our Newsletters keep up to date with the PCB Update
By signing up for our newsletter you agree to our Terms of Service and acknowledge receipt of our Privacy Policy.
Note: File Size should be less than 10MB.
Create an account on PCB Directory to get a range of benefits.
Login to PCB Directory to download datasheets, white papers and more content.
By creating an account with us you agree to our Terms of Service and acknowledge receipt of our Privacy Policy.
OR