High frequency planar phased arrays often require a complexity from their beamforming ICs and transmit/receive (T/R) modules that force the devices into high pin-count land grid array (LGA) packages, so that all the RF circuits fit into a λ/2 lattice spacing. LGA packages have recessed pins located on their bottom side. As a result, PCB solder mask variation and solder volume invariance both contribute to difficult PCB assembly if the LGA footprint is not designed correctly. This article gives guidelines for proper LGA footprint design that leads to high yield PCB assembly and gives a practical LGA footprint design example using the large, high pin-count ADAR1000 beamformer IC.
Explain your requirement *
Our Newsletters keep you up to date with the PCB Industry
Our Newsletters keep up to date with the PCB Update
By signing up for our newsletter you agree to our Terms of Service and acknowledge receipt of our Privacy Policy.
Note: File Size should be less than 10MB.
Create an account on PCB Directory to get a range of benefits.
Login to PCB Directory to download datasheets, white papers and more content.
By creating an account with us you agree to our Terms of Service and acknowledge receipt of our Privacy Policy.
OR