Present integrated circuit (IC) technology advancements are allowing data rates in excess of 10 Gb/s. PCB through hole via parasitics are becoming more of a factor affecting bit error rate (BER) performance. Accurate via modeling for topology simulations are a must and often require sophisticated 3D modeling tools.
Explain your requirement *
Our Newsletters keep you up to date with the PCB Industry
Our Newsletters keep up to date with the PCB Update
By signing up for our newsletter you agree to our Terms of Service and acknowledge receipt of our Privacy Policy.
Note: File Size should be less than 10MB.
Create an account on PCB Directory to get a range of benefits.
Login to PCB Directory to download datasheets, white papers and more content.
By creating an account with us you agree to our Terms of Service and acknowledge receipt of our Privacy Policy.
OR
